| Package | Affected versions | Patched versions |
|---|---|---|
| rocketchip | ≤ 1.6 |
A vulnerability was discovered in RISC-V Rocket-Chip v1.6 and before implementation where the SRET (Supervisor-mode Exception Return) instruction fails to correctly transition the processor's privilege level. Instead of downgrading from Machine-mode (M-mode) to Supervisor-mode (S-mode) as specified by the sstatus.SPP bit, the processor incorrectly remains in M-mode, leading to a critical privilege retention vulnerability.
Running one of these products? Scan your site to see whether it exposes a vulnerable version.
Scan my site free